mersenneforum.org  

Go Back   mersenneforum.org > Great Internet Mersenne Prime Search > Hardware

Reply
 
Thread Tools
Old 2006-11-14, 00:29   #1
paulunderwood
 
paulunderwood's Avatar
 
Sep 2002
Database er0rr

3,617 Posts
Default Core 2 Duo errors?

For Core 2 Duo freaks: http://www.intel.com/design/processo...pdt/313279.htm , in particular error AI 39 seems interesting :surprised

Quote:
AI 39.

Cache Data Access Request from One Core Hitting a Modified Line in
the L1 Data Cache of the Other Core May Cause Unpredictable System
Behavior

Problem:
When request for data from Core 1 results in a L1 cache miss, the request is sent to the L2 cache. If this request hits a modified line in the L1 data cache of Core 2, certain internal conditions may cause incorrect data to be returned to the Core 1.

Implication: This erratum may cause unpredictable system behavior.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

Last fiddled with by paulunderwood on 2006-11-14 at 00:33
paulunderwood is offline   Reply With Quote
Old 2006-11-14, 20:32   #2
cheesehead
 
cheesehead's Avatar
 
"Richard B. Woods"
Aug 2002
Wisconsin USA

170148 Posts
Default

So, if I understand correctly, when Core 1 tries to fetch data from an address that:

(a) is not in Core 1's L1 cache, but is in Core 2's L1 cache,

and

(b) is at or near (within the same cache line) an address at which Core 2 has modified the contents recently (i.e., the modified content is in Core 2's L1 cache, but has not yet been written-back to the shared L2 cache),

then Core 1 may receive incorrect data.

- - -

IIRC every IBM 370 mainframe with the capability for 2 CPUs to access a shared RAM memory had a similar limitation, which is why you were supposed to use semaphores (using the "Compare and Swap" instruction [an elaboration of "Test and Set"], and maybe something else) to signal when a shared memory location could be safely referenced by the other CPU.

Last fiddled with by cheesehead on 2006-11-14 at 20:54 Reason: Googling found the name "Compare and Swap".
cheesehead is offline   Reply With Quote
Old 2006-11-14, 21:42   #3
Ethan Hansen
 
Ethan Hansen's Avatar
 
Oct 2005

23·5 Posts
Default

Not a serious concern. This is a carryover bug from the Xeon 5100, first reported in June as #AG39. Hitting this requires a specific data patterns, and all released C2D bios versions should have the workaround in place.
Ethan Hansen is offline   Reply With Quote
Old 2006-11-16, 00:00   #4
cheesehead
 
cheesehead's Avatar
 
"Richard B. Woods"
Aug 2002
Wisconsin USA

769210 Posts
Default

Duo memory access freaks may also be interested in AG18 and AG43.

- - - - -

For IBM 360/370 architecture freaks:

"Case Study: IBM'S SYSTEM/360-370 ARCHITECTURE"

http://acmqueue.com/acmdl/37/Gifford_Spector.pdf
cheesehead is offline   Reply With Quote
Reply

Thread Tools


Similar Threads
Thread Thread Starter Forum Replies Last Post
Core i5 2500K vs Core i7 2600K (Linear algebra phase) em99010pepe Hardware 0 2011-11-11 15:18
How to retire one core in a dual-core CPU? Rodrigo PrimeNet 4 2011-07-30 14:43
Dual Core to Quad Core Upgrade Rodrigo Hardware 6 2010-11-29 18:48
exclude single core from quad core cpu for gimps jippie Information & Answers 7 2009-12-14 22:04
Optimising work for Intel Core 2 Duo or Quad Core S485122 Software 0 2007-05-13 09:15

All times are UTC. The time now is 00:38.

Mon Apr 12 00:38:58 UTC 2021 up 3 days, 19:19, 1 user, load averages: 1.52, 1.64, 1.55

Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.

This forum has received and complied with 0 (zero) government requests for information.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation.
A copy of the license is included in the FAQ.