![]() |
![]() |
#1 |
∂2ω=0
Sep 2002
República de California
2×7×829 Posts |
![]()
...appears to have some established RISC players rattled:
Up in arms! Arm kills off its anti-RISC-V smear site after own staff revolt • The Register |
![]() |
![]() |
![]() |
#2 |
Jan 2008
France
3·181 Posts |
![]()
Many of engineers in ARM feel bad about that sad story.
That made me furious and ashamed of working for ARM. There's no excuse for such stupidity and behavior. |
![]() |
![]() |
![]() |
#3 | |
Apr 2019
110011012 Posts |
![]()
I was just browsing around looking at RISC-V implementations, and I found this interesting bit of hardware: The K210 processor
Some overall specs/features from product pages: 28nm process dual core RISC-V 64-bit IMAFDC @ 400Mhz (clockable up to 800Mhz) 8MiB on-chip "high speed" SRAM FPU with SP & DP support FFT accelerator KPU (Neural network processor) "8MB/16MB/128MB Flash" ??? *not sure exactly how much flash space the modules actually come with From what i've gathered it consumes roughly 0.25W power at stock clock rates. Its mainly aimed at image/video processing, AI applications, but might be a nice low power and low cost alternative to RPi for some things. One of the dev boards @ $13 There is a Raspberry Pi hat being released (not yet available I think) https://forum.seeedstudio.com/viewto...f65a3778f48af7 You can get a sort of barebones module board for $8 w/o wifi or $9 with wifi I don't really understand FFT multiplication well enough to know if the "FFT accelerator" on this is useful for any GIMPS related work, but here's some specs from the docs: Quote:
Overall it looks pretty impressive to me in terms of cost and power consumption, what do you folks think? Some videos: Crowdfunding Marketing video: NES emulator and some demo micropython stuff: Playing Quake 1: |
|
![]() |
![]() |
![]() |
#4 | ||
Jan 2008
France
54310 Posts |
![]() Quote:
One thing to note is that memory seems to be limited to the internal 8MB of SRAM. I couldn't find any information about performance. They mention that the FPU is pipelined and nothing else. Quote:
Last fiddled with by ldesnogu on 2019-07-22 at 09:46 |
||
![]() |
![]() |
![]() |
#5 |
Apr 2019
5·41 Posts |
![]()
Here's an interesting talk about lowering energy requirements for highly parallelizable tasks on RISC-V. Again they are targeting AI applications(low precision) but still some neat points about energy efficiency which I think are relevant to Mersenne hunting:
Also, about a wekk ago I finally ended up ordering one of those K210 boards and a couple other bits to play around with, but I guess something in my cart was on backorder so I'm still waiting for it to ship... |
![]() |
![]() |
![]() |
Thread Tools | |
![]() |
||||
Thread | Thread Starter | Forum | Replies | Last Post |
Mlucas on HP-UX/PA-RISC setup question | smoky | Mlucas | 14 | 2009-05-05 15:40 |