Thread: HT processors
View Single Post
Old 2006-09-21, 15:03   #3
paulunderwood
 
paulunderwood's Avatar
 
Sep 2002
Database er0rr

71318 Posts
Default

Presumably, with a dual-core HT chip, you could run 4 instances for maximum throughput. I don't have such a chip. For testing, if you create 4 (321) LLR directories with exactly the same test numbers in each, then check 2 instances running and see if the iteration time is less than double when 4 instances are running (at all times letting the iteration times settle down at say 1000 iterations per screen output.)

Last fiddled with by paulunderwood on 2006-09-21 at 15:35
paulunderwood is offline